



Pipeline

Complete Revision

Part 5

- Deepak Poonia

(IISc Bangalore; GATE AIR 53 & 67)



Content of this Lecture:

1. Control Dependencies, Hazards
2. GATE PYQs

GATE 2024 Complete Course Link:

<https://www.goclasses.in/s/pages/gatecompletecourse>



Instructor:

Deepak Poonia

IISc Bangalore

GATE CSE AIR 53; AIR 67; AIR 206; AIR 256

Subscribe for ALL 15 Mock Tests By GateOverflow + GO Classes

← → ↻ gateoverflow.in/payu-subscribe



ENHANCED BY Google



Subscription Option

- GATE Overflow + GO Classes Test Series
- GATE Overflow + GO Classes Test Series
- GATE Overflow Test Series Only
- GO Classes Test Series Only
- GATE Overflow GO Classes Full length Mock GATE**

BUY

Link in the Description!!



GATE 2024

COMPLETE COURSE CS-IT

(1 YEAR)





GATE 2025

COMPLETE COURSE CS-IT

(2 YEARS)





Discrete Mathematics



2023 Discrete Mathematics

★ ★ ★ ★ ★ 5.0 (62 ratings)

Deepak Poonia (MTech IISc Bangal...

Free



C Programming



2023 C Programming

★ ★ ★ ★ ★ 5.0 (59 ratings)

Sachin Mittal (MTech IISc Bangalor...

Free



GO Classes

On
“GATE-
Overflow
”

Website

**GO Test Series
is now**

GATE Overflow + GO Classes
2-IN-1 TEST SERIES

Most Awaited
GO Test Series
is Here

REGISTER NOW

<http://tests.gatecse.in/>

100+ More than 100
Quality Tests.

15 Mock Tests.

FROM

14th April

+91 - 6302536274

+91 9499453136




GATE 2023

 Live +  Recorded Lectures


 Daily Home Work + Solution

 Watch Any Time + Any Number of Times

 Summary Lectures For Every Topic

 Practice Sets From Standard Resources

 **Enroll Now**

 **+91 - 6302536274**

www.goclasses.in



Download the GO Classes Android App:


<https://play.google.com/store/apps/details?id=com.goclasses.courses>

Search “GO Classes”
on Play Store.

Hassle-free learning

On the go!

Gain expert knowledge





Pipeline Hazards

❖ **Hazards:** situations that makes the pipeline to stall or idle.

1. Structural hazards

- * Caused by resource contention
- * Using same resource by two instructions during the same cycle

2. Data hazards

- * An instruction may compute a result needed by next instruction
- * Hardware can detect dependencies between instructions

3. Control hazards

- * Caused by instructions that change control flow (branches/jumps)
- * Delays in changing the flow of control

❖ Hazards complicate pipeline control and limit performance



Five Stages of Pipeline


Pipelining is an implementation technique in which multiple instructions are overlapped in execution.

The stages of instruction execution / pipelining are

- ❖ IF --- Instruction Fetch
- ❖ ID --- Instruction Decode / Register Read
- ❖ EX --- Execute in ALU / calculate address
- ❖ MEM --- Data memory access
- ❖ WB ---- Write back in register

The data flows from the left stage to right stage.

But in WB the result is written back (right to left data flow) in the register



Next Topic:

Structural Hazards

Resource

Hazards



RESOURCE HAZARDS A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource. The result is that the instructions must be executed in serial rather than parallel for a portion of the pipeline. A resource hazard is sometime referred to as a *structural hazard*.




RESOURCE HAZARDS A resource hazard occurs when two (or more) instructions that are already in the pipeline need the same resource. The result is that the instructions must be executed in serial rather than parallel for a portion of the pipeline. A resource hazard is sometime referred to as a *structural hazard*.

5-stage PL:


I_1 , $lw\ r_1, 2(r_2) : r_1 \leftarrow m[2+r_2]$

Simple ^{port} memory for Inst, Data




memory Resource → memory address


In cy we can NOT fetch new inst.



1. Structural Hazard - Conflict due to Memory Access



1. Structural Hazard - Conflict due to Memory Access



Solution:

①

Put Additional H/W

OR

②

Stall / Bubble / Nop

ef: Separate memory for inst & Data



Resolving structural hazards

❖ Problem

- ✦ Attempt to use the same hardware resource (Memory) by two different instructions during the same cycle

❖ Solution 1: Wait


- ✦ Must detect the hazard
- ✦ Must have mechanism to delay (stall) instruction access to resource (Introduce bubble / NOP)
- ✦ Serious: hazard cannot be ignored

❖ Solution 2: Redesign the pipeline

- ✦ Add more hardware to eliminate the structural hazard
 - ✦ In our example: use two memories with two memory ports
 - ◇ Instruction Memory
 - ◇ Data Memory
- Can be implemented as caches




Solution 1 : Detect Structural Hazard and Delay






Solution 2: Add More Hardware (Use Instruction and data memory)

- ❖ Eliminate structural hazard at design time
- ❖ Use **two separate memories** with **two memory ports**
 - ★ Instruction and data memories can be implemented as caches





Stall due to
Data Hazards:

→ 100% Avoidable? No

WAW Haz

WAR Haz

} 100% Eliminate-able by


RAW Haz

→ can minimize using

forwarding

NOT 100% Eliminate-able

Reg. Renaming
SSA Techni
que



even with full forwarding

one stall will be there.

So far:

RAW Hazard

NOT 100%

Eliminate-able

Real
Villain in pipeline So far

Now;

Next Real villain in pipeline;

Control Hazards

NOT

100%

Eliminate-able



Next Topic:

Control Hazards

2-stage PL:



Inst. fetch

Everything else

I_1 : add


I_2 : Jump I_k

I_3 : mul

\vdots
 I_k

Branch

Unconditional Jump



Correct flow:

I_1

I_2

I_k

Solution:

flush it

In our 2-stage
PL :

I_1

I_2

I_3

I_k

→ CORONAS
EXCH

→ Unwanted
Guest

8.3.1 UNCONDITIONAL BRANCHES

Figure 8.8 shows a sequence of instructions being executed in a two-stage pipeline. Instructions I_1 to I_3 are stored at successive memory addresses, and I_2 is a branch instruction. Let the branch target be instruction I_k . In clock cycle 3, the fetch operation for instruction I_3 is in progress at the same time that the branch instruction is being decoded and the target address computed. In clock cycle 4, the processor must discard I_3 , which has been incorrectly fetched, and fetch instruction I_k . In the meantime, the hardware unit responsible for the Execute (E) step must be told to do nothing during that clock period. Thus, the pipeline is stalled for one clock cycle.




Figure 8.8 An idle cycle caused by a branch instruction.

I_1 :

I_2 : Branch

I_3 :

⋮

I_k :

In our 2-step PL:

we got I stall (bubble)
due to Branch Instruction

Why?? because Branch was
resolved in 2 steps.




Figure 8.8 An idle cycle caused by a branch instruction.

If Branch Target is known (Branch resolve)

in k^{th} stage then

$k-1$ stalls

finding Branch Target

Branch penalty

Unwanted
quests

4-stage PL: IF ID **EX** WB

Branch Resolve in EX stage

means

In EX stage we find the

Target Address of the next Inst
that should be executed.

4-Stage PL:


If ID Ex WB

Branch penalty = 2

If Branch resolve in Ex stage

I₁: Branch Inst. Jump I₁₀

Target Address



unwanted
guest

flush

2 stalls
in PL


4-Stage PL: IF ID EX WB

If Branch Resolve in EX Stage

then Branch penalty = 2 stalls




The time lost as a result of a branch instruction is often referred to as the branch penalty. In Figure 8.8, the branch penalty is one clock cycle. For a longer pipeline, the branch penalty may be higher. For example, Figure 8.9a shows the effect of a branch instruction on a four-stage pipeline. We have assumed that the branch address is computed in step E_2 . Instructions I_3 and I_4 must be discarded, and the target instruction, I_k , is fetched in clock cycle 5. Thus, the branch penalty is two clock cycles.



(a) Branch address computed in Execute stage

Clock cycle 1 2 3 4 5 6 7 → Time




Jump I_k

one unwanted guest

Flush

(b) Branch address computed in Decode stage ✓

Branch penalty = 1



BEQ

means: Jump if Equal

BNE

means: Jump if NOT Equal

CONTROL DEPENDENCIES

ADD R1, R1, R2

BEQ R1, R3, Label

ADD R2, R3, R4

SUB R5, R6, R8

⋮

Label:

MUL R5, R6, R8

⋮

⋮

Control
Dependence





Next Topic: Solutions



Solution 1:

Never fetch wrong
Inst.



Solution 1:

Stop

fetching

until the branch target is
resolved



Sol 7

Stop fetching until we know

the Target address of the


Branch



I₁ :

I₂ :


WB
MA
EX
ID
IF



Should we fetch I₂ ??

Stop fetching

- ① After "EVERY" Inst, Stop fetching until in ID stage we set to know if the Inst is Branch or not.



Worst Set:

An orange oval containing the text "Worst Set:" with a pink underline.

after every
Inst, one stall.

Orange text with a pink underline, pointing from the "Worst Set" oval.

- I₁: ADD
 - I₂: SUB
 - I₃: Branch
 - ⋮
- Actual villains
- A bracket groups the instructions ADD, SUB, and Branch, with an arrow pointing to the text "Actual villains".

many stalls (After every Inst
at least one stall)

Pink text with a blue underline, pointing from the "Actual villains" list.

Stop fetching

②

IF Stage has extra HW Just

to find out if inst is

Branch Inst
or

Not.

S011

② : → "Stop fetching" *only*
after every branch inst.

Stop fetching solution

Type 1:

Stop fetching after every Inst.

by default

Stop fetching after every Branch Inst.

Type 2

need some extra in If stage

Conclusion:

Solution 1: Stop fetching "After

every branch inst" until Target

address is known.

I₁: BNE r₁, r₂, label

C₁ C₂ C₃ C₄ C₅ ...


I₁ IF ID EX MA WB

B₁ B₁ B₁ B₁ B₁

B₂ B₂ B₂ B₂ B₂

5-stage PL
 Assume in
 EX (3rd stage)
 is resolved.
 Branch

Control Hazards





Control Hazards

- Observation: Since the branch is resolved only in the EX stage, there must be 2 stall cycles after every conditional branch instruction



Solution 2:

Static Branch Predication

Solution 1: Stop fetching after
every branch inst until Target
address is known

Solution 2:

Why after "Every" branch
Stop fetching ??

$I_4: \underline{BEQ} \quad r_1, r_2, \text{Label}$

$I_5: \checkmark$

⋮

Label :

Assume $r_1 \neq r_2$

~~Correct Fix~~

I_4
 I_5

Solution 2:

keep fetching;

If any

problem, we flush,

Sol 1

Stop fetching

after every
branch inst:

2 stalls

better

Sol 2

keep fetching;
flush if, problem

after some branches
inst: 2 stalls

Solution 2: Static Prediction

I_1 : Branch inst

I_2
 I_3
... } fall through path



I_k
... } Taken path

Static Prediction

Prediction:

NOT-Taken

Solution 2: Static Prediction



If Prediction fails:

then flush

$k-1$ Stalls

Branch resolved
in k^{th} stage

Static Branch Predication


1. Predict Not Taken
2. Predict Taken

Predict Taken Scheme:

(If stage knows inst is branch or not)

→ for every branch inst, we assume it will Always go to Taken Path

by
Default
Assume



Predict Taken Scheme:

I_1 : BEG δ_1, δ_2 , Label

I_2 :

I_3 :

Label: - -

Just go to Label

Predict Taken

without checking δ_1, δ_2

Predict NOT Taken;

Easiest to implement.

Predict NOT Taken

I_1 : Branch
 I_2 :
 I_3 :



Prediction

Playing the odds...

When a RISC machine encounters a branch instruction, there are only two possible outcomes, either the branch is taken, or the branch is not taken. So, if you do not want to wait until the branch instruction completes, you must guess which instruction you will execute next. This is prediction.

There are multiple methods of branch prediction, predict-taken, predict-not-taken, and dynamic-hardware-prediction will be covered below. Predict-taken and predict-not-taken are just flip sides of the same coin. They both assume that more often than not, a program will do the same behavior. With predict-not-taken, the hardware assumes that the next instruction to be executed will be the instruction following the branch instruction in memory. This (possible) next instruction is placed in the pipe and execution begins. If after the branch is finished executing, it is found that we really wanted to take the branch, then the (possible) next instruction that we had been executing is thrown out by the hardware, and we begin executing the correct instruction, the branch target.





Prediction


Playing the odds...


When a RISC machine encounters a branch instruction, there are only two possible outcomes, either the branch is taken, or the branch is not taken. So, if you do not want to wait until the branch instruction completes, you must guess which instruction you will execute next. This is prediction.

There are multiple methods of branch prediction, predict-taken, predict-not-taken, and dynamic-hardware-prediction will be covered below. Predict-taken and predict-not-taken are just flip sides of the same coin. They both assume that more often than not, a program will do the same behavior. With predict-not-taken, the hardware assumes that the next instruction to be executed will be the instruction following the branch instruction in memory. This (possible) next instruction is placed in the pipe and execution begins. If after the branch is finished executing, it is found that we really wanted to take the branch, then the (possible) next instruction that we had been executing is thrown out by the hardware, and we begin executing the correct instruction, the branch target.

Next Topic:

Performance Affected By Control Hazards





Classical

5-STAGE
pipeline

CPI ?

In EX stage,
Branch Resolved

5th stage

- 20% OF INSTS ARE
BRANCH/JUMP

Solution: Stop fetching after every branch inst.

- SLIGHTLY MORE THAN
50% OF BR/JMP ARE
TAKEN

Classical

5-STAGE
pipeline

CPI ?

In EX stage,
Branch Resolved

3rd Stage

- 20% OF INSTS ARE
BRANCH/JUMP

Solution:

Stop fetching after every branch inst.

- SLIGHTLY MORE THAN
50% OF BR/JMP ARE
TAKEN

Irrelevant

Irrelevant

CPI: Cycles per Inst.

our solution:

Stop fetching after
every Branch Inst

Branch is resolved until

we
don't care
about Taken or
not.

CPI :

Cycles per Inst.

Think in terms of per instruction

20% of all insts are Branch inst

per inst

How many branch inst?

$$\frac{20}{100}$$

=

0.20



Per inst :

2 stalls per
branch inst

$$1 + (0.20)(2)$$

by every
Inst.

ideal CPI

because
in 3rd
stage branch
resolved

Per Inst:

$$\#cycles = 1 + (0.20)(2)$$

$$= 1.4$$

Solution 1

Practice

5-STAGE

CPI ?

Branch resolve: 3 stage

- 20% OF INSTS ARE BRANCH/JUMP

Solution:predict Not-Taken

- SLIGHTLY MORE THAN 50% OF BR/JMP ARE TAKEN

Predict Not Taken,

Prediction

we stop fetching

after

Taken Branches


for Taken Branches,

prediction fails

Stall will be there.

CPI:

$= 1.2$ ✓



Ideal
CPI

$+ (0.20) (0.50) (2)$
Branch insts
per inst

2 stalls
for
every
Taken
Branch
Taken branches

CONTROL DEPENDENCE QUIZ

- 25% OF ALL INSTRUCTIONS ARE TAKEN BRANCH/JUMP
- 10-STAGE PIPELINE
- CORRECT TARGET FOR BR/JMP COMPUTED IN 6TH STAGE
- EVERYTHING ELSE FLOWS SMOOTHLY

ACTUAL CPI IS predict NOT - Taken scheme
by Default

CONTROL DEPENDENCE QUIZ

- 25% OF ALL INSTRUCTIONS ARE TAKEN BRANCH/JUMP
- 10-STAGE PIPELINE
- CORRECT TARGET FOR BR/JMP COMPUTED IN 6TH STAGE
- EVERYTHING ELSE FLOWS SMOOTHLY

solution: Predict NOT Taken

ACTUAL CPI IS _____

#stalls = 5

SOT: predict
Not Taken

$$\underline{\underline{CPI}} = 1 + (0.25)(5)$$

Ideal CPI

0.25

Taken Branches
 per inst.

5

5 stalls
 per
 Taken
 branch

2.25



An instruction pipeline has five stages where each stage take 2 nanoseconds and all instruction use all five stages. Branch instructions are not overlapped. i.e., the instruction after the branch is not fetched till the branch instruction is completed. Under ideal conditions,

- A. Calculate the average instruction execution time assuming that 20% of all instructions executed are branch instruction. Ignore the fact that some branch instructions may be conditional.
- B. If a branch instruction is a conditional branch instruction, the branch need not be taken. If the branch is not taken, the following instructions can be overlapped. When 80% of all branch instructions are conditional branch instructions, and 50% of the conditional branch instructions are such that the branch is taken, calculate the average instruction execution time.

1.18.3 Pipelining: GATE CSE 2000 | Question: 12 top<https://gateoverflow.in/683>

An instruction pipeline has five stages where each stage take 2 nanoseconds and all instruction use all five stages. Branch instructions are not overlapped. i.e., the instruction after the branch is not fetched till the branch instruction is completed. Under ideal conditions,

- A. Calculate the average instruction execution time assuming that 20% of all instructions executed are branch instruction. Ignore the fact that some branch instructions may be conditional.

Avg
excn
time

Solution 1, Type 2

#Stalls =

4



Branch:

CI	2	3	4	5	...
If	Id	Ex	MA	WB	

B₁

B₂

B₃

B₄

4
Bubbles

Correct next
inst



If

CPI:

$$1 + (0.20)(4) = 1.8 \text{ cycles per inst}$$

Ideal CPI

branch inst per inst

1.8 cycles per inst


CPI : 1.8

final Ans:

Avg Execⁿ time: $1.8 \times 2 \text{ ns}$

$\approx \underline{3.6 \text{ ns}}$ ✓

Cycle time



#Stalls = 4

1.18.3 Pipelining: GATE CSE 2000 | Question: 12 top<https://gateoverflow.in/683>

An instruction pipeline has five stages where each stage take 2 nanoseconds and all instruction use all five stages. Branch instructions are not overlapped. i.e., the instruction after the branch is not fetched till the branch instruction is completed. Under ideal conditions,

- A. Calculate the average instruction execution time assuming that 20% of all instructions executed are branch instruction. Ignore the fact that some branch instructions may be conditional.
- B. If a branch instruction is a conditional branch instruction, the branch need not be taken. If the branch is not taken, the following instructions can be overlapped. When 80% of all branch instructions are conditional branch instructions, and 50% of the conditional branch instructions are such that the branch is taken, calculate the average instruction execution time.

Solution: Predict NOT Taken



20% Branch inst

80% CB

20% UCB

#stalls = 4


50% Taken

50% NOT Taken

#stalls = 4

#stalls = 0

unconditional branches



CPI:

$$1 + \underbrace{(0.20)}_{\text{'ideal CPI'}} (0.80) (0.50) (4) + \cancel{(0.20) (0.80) (0.50) (0)} + (0.20) (0.20) (4)$$

CPI:

$$1 + \underbrace{(0.20)(0.80)(0.50)(4)}_{0.32}$$

'Ideal
CPI

$$CPI = 1.48$$

$$+ (0.20)(0.20)(4)$$

0.16

$$CPI = \underline{\underline{1.48}}$$

$$\begin{aligned} \text{Avg. Ex}^n \text{ time} &= 1.48 \times 2 \text{ ns} \\ &= \underline{\underline{2.96 \text{ ns}}} \end{aligned}$$

1.18.9 Pipelining: GATE CSE 2006 | Question: 42 top<https://gateoverflow.in/1818>

A CPU has a five-stage pipeline and runs at 1 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 10^9 instructions out of which 20% are conditional branches. If each instruction takes one cycle to complete on average, the total execution time of the program is:

- A. 1.0 second
- B. 1.2 seconds
- C. 1.4 seconds
- D. 1.6 seconds

1.18.9 Pipelining: GATE CSE 2006 | Question: 42 top

<https://gateoverflow.in/1818>



A CPU has a five-stage pipeline and runs at 1 GHz frequency. Instruction fetch happens in the first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the third stage of the pipeline. The processor stops fetching new instructions following a conditional branch until the branch outcome is known. A program executes 10^9 instructions out of which 20% are conditional branches. If each instruction takes one cycle to complete on average, the total execution time of the program is:

- A. 1.0 second
- B. 1.2 seconds
- C. 1.4 seconds ✓
- D. 1.6 seconds

Ins cycle time

Solution:

Solution 1, Type 2

#stalls = 2

10^9 inst

#Cond. Branch inst

$10^9 \times 20$

20000

Extra cycles

$$= \frac{10^9 \times 20}{100} \times 2$$

#Cond. Branch inst

$$\frac{10^9 \times 20}{100}$$

Avg Execⁿ time: 10^9

$$\frac{9}{10} \times 1 \text{ ns} + \left(\frac{10^9 \times 20}{100} \right) \times 2 \times 1 \text{ ns}$$

each inst, on avg,

takes one cycle to complete

Extra time



Avg Exⁿ time:

$$1 \text{ sec} + 0.4 \text{ sec} = 1.4 \text{ sec}$$



Solution 3:

Dynamic Branch Predication

Like machine Learning



In case of Control Hazards:

$$\text{CPI} = 1 + \left(\text{\#mis predictions per inst.} \right) \times \left(\text{\#stalls per misprediction} \right)$$

ideal CPI

BRANCH PREDICTION ACCURACY

$$CPI = 1 + \underbrace{\frac{\text{MISPREDS}}{\text{INST}}}_{\text{PREDICTOR ACCURACY}} \times \underbrace{\frac{\text{PENALTY}}{\text{MISPRED}}}_{\text{PIPELINE}}$$

• 20% OF ALL INSTS ARE BRANCHES

for
Branch
Predictor

ACCURACY ↓	RESOLVE BR. IN 3RD STAGE	RESOLVE BR. IN 10TH STAGE
50% FOR BR 100% ALL OTHER	?	?
90% FOR BR 100% ALL OTHER	?	?

BRANCH PREDICTION ACCURACY

$$\underline{CPI} = 1 + \underbrace{\frac{\text{MISPREDS}}{\text{INST}}}_{\text{PREDICTOR ACCURACY}} \times \underbrace{\text{PENALTY}}_{\text{PIPELINE MISPREO}}$$

• 20% OF ALL INSTS ARE BRANCHES

of
Branch
Predictor

<u>ACCURACY ↓</u>	<u>RESOLVE BR. IN 3RD STAGE</u>	<u>RESOLVE BR. IN 10TH STAGE</u>
<u>50% FOR BR</u> <u>100% ALL OTHER</u>	$1 + \underbrace{(0.20)}_{\text{MISPREDICTIONS}} \times \underbrace{(0.50)}_{\text{PER INST.}}$	
90% FOR BR 100% ALL OTHER		

MISPREDICTIONS
PER INST.

BRANCH PREDICTION ACCURACY

$$\underline{CPI} = 1 + \underbrace{\frac{\text{MISPREDS}}{\text{INST}}}_{\text{PREDICTOR ACCURACY}} \times \underbrace{\frac{\text{PENALTY}}{\text{MISPRED}}}_{\text{PIPELINE}}$$

• 20% OF ALL INSTS ARE BRANCHES

of
Branch
Predictor

ACCURACY ↓	RESOLVE BR. IN 3RD STAGE	RESOLVE BR. IN 10TH STAGE
<u>50% FOR BR</u> <u>100% ALL OTHER</u>	$1 + (0.2) \times (0.5) \times 2$	$1 + (0.2) (0.5) \times 9$
<u>90% FOR BR</u> <u>100% ALL OTHER</u>	$1 + (0.2) (0.1) \times 2$	$1 + (0.2) (0.1) \times 9$

BRANCH PREDICTION ACCURACY

$$\underline{CPI} = 1 + \underbrace{\frac{\text{MISPREDS}}{\text{INST}}}_{\text{PREDICTOR ACCURACY}} \times \underbrace{\frac{\text{PENALTY}}{\text{MISPRED}}}_{\text{PIPELINE}}$$

20% OF ALL INSTS ARE BRANCHES

of
Branch Predictor

ACCURACY ↓	RESOLVE BR. IN 3RD STAGE
50% FOR BR 100% ALL OTHER	$1 + (0.20) \times (0.50) \times 2$
90% FOR BR 100% ALL OTHER	$1 + (0.20)(0\%) \times 2$

1.04

1.2

which is better pipeline? ⇒

Speedup of lower one over upper one: $1.2 / 1.04 = 1.15$

Lower one

BRANCH PREDICTION ACCURACY

$$CPI = 1 + \underbrace{\frac{\text{MISPREDS}}{\text{INST}}}_{\text{PREDICTOR ACCURACY}} \times \underbrace{\frac{\text{PENALTY}}{\text{MISPRED}}}_{\text{PIPELINE}}$$

• 20% OF ALL INSTS ARE BRANCHES

ACCURACY ↓	RESOLVE BR. IN 3RD STAGE	RESOLVE BR. IN 10TH STAGE
50% FOR BR 100% ALL OTHER	$1 + 0.5 \times 0.2 \times 2$ 1.2	$1 + 0.5 \times 0.2 \times 9$ 1.9
90% FOR BR 100% ALL OTHER	$1 + 0.1 \times 0.2 \times 2$ 1.04	$1 + 0.1 \times 0.2 \times 9$ 1.18
	1.15	1.61

BRANCH PREDICTION BENEFIT QUIZ

- 5-STAGE PIPELINE
- BRANCH RESOLVED IN 3RD STAGE
- FETCH NOTHING UNTIL SURE WHAT TO FETCH
- EXECUTE MANY ITERATIONS OF

LOOP:

```
ADDI R1, R1, -1  
ADD R2, R2, R2  
BNEZ R1, LOOP
```

SPEEDUP OF PERFECT
PREDICTOR IS _____

BRANCH PREDICTION BENEFIT QUIZ SOLUTION

- 5-STAGE PIPELINE
- BRANCH RESOLVED IN 3RD STAGE
- FETCH NOTHING UNTIL SURE WHAT TO FETCH
- EXECUTE MANY ITERATIONS OF

LOOP:

ADDI	R1, R1, -1	2	1
ADD	R2, R2, R2	2	1
BNEZ	R1, LOOP	3	1
		<u>7</u>	<u>3</u>

SPEEDUP OF PERFECT PREDICTOR IS 2.33



Solution 4

Delayed Branch

Solution 4

Delayed Branch

used in Classical 5-stage
MIPS (RISC) pipeline

Assume in ID Stage, Branch Resolves.

then # Stalls due to mispredictions

ID

Delay Slot

I_1 : Branch

I_2 :

I_3 :

\vdots

I_k :

one of them
is correct next Inst.

But in
IF,
we don't
know

Delay Slot:

if

Branch resolves in
 k th stage then

$k-1$ Delay slots

Conditional Branch Inst

Conditional Branch I: $BEQ\ r_1, r_2, label$

pass

fail

fall Through Path

Taken path

I_2 :

I_3 :

Conditional fails

fall Through path

Label:

Taken path

Condition Pass

Delayed Branch Scheme

I_1 : Branch Inst

Independent Inst

#delay slot = 1

Delay Slot


by Compiler


fall through part

I_2

I_3

Label : Taken path





Q: If Compiler Can Not
find out suitable Inst to
put in Delay slot then!

Q: If Compiler Can NOT
find out suitable Inst to
put in Delay slot then
then it put NOOP inst.

\mathcal{P} : # delay slots!

$k-1$

→ stage in which
branch is resolved.

Q: If #Delay slots increases
then for Compiler, is
it easy or Hard to
fill Delay slots with suitable
instr?

Q: If #Delay slots increases
then for Compiler, is
it easy or Hard to
fill Delay slots with suitable
instr?