



# Pipeline

## Complete Revision

Part 2

- Deepak Poonia

(IISc Bangalore; GATE AIR 53 & 67)

## Content of this Lecture:

1. Data Dependency & Hazards
2. Control Dependencies
3. GATE PYQs

**GATE 2024 Complete Course Link:**

<https://www.goclasses.in/s/pages/gatecomplecourse>



## Instructor:

## Deepak Poonia

## IISc Bangalore

GATE CSE AIR 53; AIR 67; AIR 206; AIR 256

## Subscribe for ALL 15 Mock Tests By GateOverflow + GO Classes

← → ↻ [gateoverflow.in/payu-subscribe](https://gateoverflow.in/payu-subscribe)



ENHANCED BY Google



Subscription Option

- GATE Overflow + GO Classes Test Series
- GATE Overflow + GO Classes Test Series
- GATE Overflow Test Series Only
- GO Classes Test Series Only
- GATE Overflow GO Classes Full length Mock GATE**

BUY

Link in the Description!!



# **GATE 2024**

## **COMPLETE COURSE CS-IT**

**(1 YEAR)**





# **GATE 2025 COMPLETE COURSE CS-IT**

**( 2 YEARS )**





# Discrete Mathematics



2023 Discrete Mathematics

★ ★ ★ ★ ★ 5.0 (62 ratings)

Deepak Poonia (MTech IISc Bangal...

Free



# C Programming



2023 C Programming

★ ★ ★ ★ ★ 5.0 (59 ratings)

Sachin Mittal (MTech IISc Bangalor...

Free



GO Classes

On  
“GATE-  
Overflow  
”

Website

**GO Test Series  
is now**

GATE Overflow + GO Classes  
**2-IN-1 TEST SERIES**

Most Awaited  
**GO Test Series**  
is Here

**REGISTER NOW**

<http://tests.gatecse.in/>

**100+** More than 100  
Quality Tests.

**15** Mock Tests.

FROM

**14th April**

+91 - 6302536274

+91 9499453136




# GATE 2023

 Live +  Recorded Lectures


 Daily Home Work + Solution

 Watch Any Time + Any Number of Times

 Summary Lectures For Every Topic

 Practice Sets From Standard Resources

 **Enroll Now**

 **+91 - 6302536274**

[www.goclasses.in](http://www.goclasses.in)



Download the GO Classes Android App:


<https://play.google.com/store/apps/details?id=com.goclasses.courses>

Search “GO Classes”  
on Play Store.

Hassle-free learning

**On the go!**

Gain expert knowledge





# GATE PYQs



mcq

1.18.21 Pipelining: GATE CSE 2014 Set 3 | Question: 9 top

<https://gateoverflow.in/2043>



Consider the following processors (ns stands for nanoseconds). Assume that the pipeline registers have zero latency.

- P1: Four-stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns.
- P2: Four-stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns.
- P3: Five-stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns.
- P4: Five-stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns.

2 marks

Which processor has the highest peak clock frequency?

- A. P1
- B. P2
- C. P3
- D. P4

silly mistake

55 marks


NIT

Vs

57.66 marks

IIT





1.18.21 Pipelining: GATE CSE 2014 Set 3 | Question: 9 top

<https://gateoverflow.in/2043>



Consider the following processors (ns stands for nanoseconds). Assume that the pipeline registers have zero latency.

- P1: Four-stage pipeline with stage latencies 1 ns, 2 ns, 2 ns, 1 ns.
- P2: Four-stage pipeline with stage latencies 1 ns, 1.5 ns, 1.5 ns, 1.5 ns.
- P3: Five-stage pipeline with stage latencies 0.5 ns, 1 ns, 1 ns, 0.6 ns, 1 ns.
- P4: Five-stage pipeline with stage latencies 0.5 ns, 0.5 ns, 1 ns, 1 ns, 1.1 ns.

Which processor has the highest peak clock frequency?

- A. P1
- B. P2
- C. P3
- D. P4

Silly mistake

clock


cycle time:

$P_1: 2\text{ ns}$   
 $P_2: 1.5\text{ ns}$   
 $P_3: 1\text{ ns}$   
 $P_4: 1.1\text{ ns}$

cycle Time

$\max(\text{stage delays} + \text{Register Delay})$

each stage completes its work.



Cycle time  
in pipelines  
processor = max

Stage delays  
+  
Register Delay




+

+

$$\text{frequency} = \frac{1}{\text{cycle time}}$$





# Pipeline:



Non pipeline  $\equiv$

Single cycle Execution



12 ns

Clock cycle Time

Home Washing  
(IISC) m/c




✓ 90 minutes

1 person: 90 min

100 people: 90 x 100 min


IISC Washing shop



1 person: → 100 min

100 people: (2 + 99) 60 min

>>



1.18.2 Pipelining: GATE CSE 2000 | Question: 1.8 [top](#)<https://gateoverflow.in/631>

Comparing the time  $T_1$  taken for a single instruction on a pipelined CPU with time  $T_2$  taken on a non-pipelined but identical CPU, we can say that

- A.  $T_1 \leq T_2$
- B.  $T_1 \geq T_2$
- C.  $T_1 < T_2$
- D.  $T_1$  and  $T_2$  plus the time taken for one instruction fetch cycle



1.18.2 Pipelining: GATE CSE 2000 | Question: 1.8 top<https://gateoverflow.in/631>

Comparing the time  $T_1$  taken for a single instruction on a pipelined CPU with time  $T_2$  taken on a non-pipelined but identical CPU, we can say that

- A.  $T_1 \leq T_2$
- B.  $T_1 \geq T_2$
- C.  $T_1 < T_2$
- D.  $T_1$  and  $T_2$  plus the time taken for one instruction fetch cycle

$$T_1 \geq T_2$$

No concept of stages


①

Inter stage buffer



Some delay








Non-PL





Consider an instruction pipeline with four stages ( $S_1$ ,  $S_2$ ,  $S_3$  and  $S_4$ ) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure.




What is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation?

- A. 4.0
- B. 2.5
- C. 1.1
- D. 3.0



Consider an instruction pipeline with four stages (S1, S2, S3 and S4) each with combinational circuit only. The pipeline registers are required between each stage and at the end of the last stage. Delays for the stages and for the pipeline registers are as given in the figure.



What is the approximate speed up of the pipeline in steady state under ideal conditions when compared to the corresponding non-pipeline implementation?

- A. 4.0
- B. 2.5
- C. 1.1
- D. 3.0

$5 + 6 + 11 + 8$   
Non-PL

n instructions:

Pipeline:

$$4 + (n-1) \times 3 \text{ ns}$$

1st instruction  
(4 cycles)

Complete per cycle After  
1st inst is over.

Non-pipeline:  $n \times (30 \text{ ns})$

Speedup of PL over NPL:

$$= \frac{\text{NPL exc}^n \text{ time}}{\text{PL exc}^n \text{ time}}$$

$$= \frac{n \times 30 \text{ ns}}{(\underline{4 + n - 1}) \times 12 \text{ ns}}$$

$$\Rightarrow \frac{30}{12} = \underline{\underline{2.5}}$$

n large

1.18.22 Pipelining: GATE CSE 2015 Set 1 | Question: 38 [top](#)<https://gateoverflow.in/8288>

Consider a non-pipelined processor with a clock rate of  $2.5 \text{ GHz}$  and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to  $2 \text{ GHz}$ . Assume that there are no stalls in the pipeline. The speedup achieved in this pipelined processor is \_\_\_\_\_.

gate2015-cse-set1

co-and-architecture

pipelining

normal

numerical-answers



Non-PL :

cycle time :  $\frac{1}{2.5 \text{ GHz}} = \frac{1}{2.5} \text{ n sec}$

1.18.22 Pipelining: GATE CSE 2015 Set 1 | Question: 38 [top](#)

<https://gateoverflow.in/8288>



Consider a non-pipelined processor with a clock rate of 2.5 GHz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 GHz. Assume that there are no stalls in the pipeline. The speedup achieved in this pipelined processor is \_\_\_\_\_.

gate2015-cse-set1

co-and-architecture

pipelining

normal

numerical-answers

m instructions :

$4m \times \frac{1}{2.5} \text{ ns}$

Non-PL



PL:

cycle time:  $\frac{1}{2.5 \text{ Hz}} = \frac{1}{2.5} \text{ nsec}$

m inst:

$\left( \underline{5} + \underline{m-1} \right) \frac{1}{2.5} \text{ nsec}$

Speedup:

$\frac{4m}{2.5}$

m large

$\frac{(5+m-1)}{2}$

$= \frac{4 \times 2}{2.5} = \frac{8}{2.5}$



$$\frac{80}{25} = \underline{\underline{3.2}}$$



1.18.25 Pipelining: GATE CSE 2016 Set 1 | Question: 32 top<https://gateoverflow.in/39691>

The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionality equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput increase of the pipeline is \_\_\_\_\_ percent.

[tests.gatecse.in](https://tests.gatecse.in)[goclasses.in](https://goclasses.in)[tests.gatecse.in](https://tests.gatecse.in)

gate2016-cse-set1

co-and-architecture

pipelining

normal

numerical-answers



1.18.25 Pipelining: GATE CSE 2016 Set 1 | Question: 32 top<https://gateoverflow.in/39691>

The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionality equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput increase of the pipeline is \_\_\_\_\_ percent.

tests.gatecse.in

goclasses.in

tests.gatecse.in

gate2016-cse-set1

co-and-architecture

pipelining


normal

numerical-answers

33.33



PL1:



Cycle time:  
800

PL2:



600 cycle time

n instructions:

$$\text{PLI:} \rightarrow (u + n - 1) \underset{\text{ps}}{800} \rightarrow \underline{n \text{ inst.}}$$

Throughput:

1 ps

$$\frac{n \text{ inst.}}{(u + n - 1) 800}$$


n instructions:

$$\underline{PL2} \rightarrow (5 + n - 1) \underset{PS}{600} \rightarrow \underline{n \text{ inst.}}$$

Throughput:

1 PS

$$\frac{n \text{ inst.}}{(5 + n - 1) 600}$$



Ans:

$$\frac{P_2 - P_1}{P_1} \times 100$$

$$\frac{200}{600} \times 100$$

$$= \frac{1}{600} - \frac{1}{800} \times 100$$
$$= \frac{1}{800}$$

33.33%



# Life is Sooo Good with Pipeline...





Life is Sooo Good  
with Pipeline...

But Wait...




Hazards are Coming...

## Pipeline:

In this chapter you will learn about:

- Pipelining as a means for executing machine instructions concurrently ✓
- Various hazards that cause performance degradation in pipelined processors and means for mitigating their effect
- Hardware and software implications of pipelining

Pipeline:



Unwanted Situations: (hazards)

① Structural hazard

② Data hazard

③ Control " "

} very Imp.



+


+

# Data Hazards


CPI : #cycles per instruction  
(when we have a large  
no. of instructions)

## Car manufacturing : — pipeline

P1  
front  
Type




P2  
Back  
Tyre



P3  
Remaining  
Body/chassis



C1 → 3 cycles  
 C2 → 3 cycles  
 C3 → 3 cycles





## Car manufacturing : — pipeline

P1  
front  
Type


P2  
Beck  
Tyre

P3  
Remainin  
Body


CPI  $\neq 1$   
CPI  $> 1$




COA:



# MIPS Pipeline



# MIPS Pipeline



Pipeline Generally Studied

MIPS PL


$\equiv$

RISC PL

$\equiv$


Classical  
5 stage  
PL


$\equiv$  Standard 5  
stage PL





lw R1, 2(R2) means:  $R_1 \leftarrow M[2 + R_2]$

load word      data location









$I_2$  ✓


IF

ID  
Read  
 $R_1$

WRONG value of  $R_1$

$I_1: (lw) R_1 \leftarrow M[2 + R_2]$  → Data mem.

$I_2: R_3 \leftarrow R_1 + R_4$




$I_1: (lw) R_1 \leftarrow M[2 + R_2]$  Data mem.


$I_2: R_3 \leftarrow R_1 + R_4$


## Two Type of Implementations:


- ① Rep Read : 1<sup>st</sup> Half of cycle  
Rep write : 2<sup>nd</sup> Half of cycle





- ② Rep Read : 2<sup>nd</sup> Half  
Rep write : 1<sup>st</sup> Half










$I_1: (I_1) R_1 \leftarrow M[2 + R_2]$


*Data mem.*


$I_2: R_3 \leftarrow R_1 + R_4$


$\frac{n+1}{2}$  Implementation:

(SPLIT - PHASE)












$I_1: (W) R_1 \leftarrow M[2 + R_2]$

$I_2: R_3 \leftarrow R_1 + R_4$







Bubbles  $\equiv$  Stalls

Any  
Stalls

Harzava.

Condition which creates  
is called

$I_1: \text{load } R_1 \leftarrow m[...]$

$I_2: R_3 \leftarrow R_1 + R_4$

Data Dependency

Hazard

Stalls  
Coming because  
of it

MISCONCEPTION:


Hazard Happens by Consecutive Instruction only

WRONG

1:  $R_1 \leftarrow R_2 + R_3$


2:  $R_4 \leftarrow R_5 + R_6$


3:  $R_7 \leftarrow R_1 + R_8$



How to check if something  
is Hazard?

Just do Normal pipeline execution,  
& then check if any problem.





## 8.2 DATA HAZARDS

A data hazard is a situation in which the pipeline is stalled because the data to be operated on are delayed for some reason, as illustrated in Figure 8.3. We will now examine the issue of availability of data in some detail.

Any condition that causes the pipeline to stall is called a hazard.

We have just seen an example of a data hazard. A data hazard is any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. As a result some operation has to be delayed, and the pipeline stalls.



# Data Dependency

Vs

# Data Hazards



# First we see: Data Dependency


→ DOES NOT depend on pipeline


First we see:

Data Dependency

→ Property of Code only.

purely





$$I_1 : R_1 \leftarrow R_2 + R_3$$

$$I_2 : R_4 \leftarrow R_1 + R_5$$


$$I_3 : R_5 \leftarrow R_1 + R_6$$



$$I_4 : R_1 \leftarrow R_2 + R_3$$

$$I_5 : R_{11} \leftarrow R_1 + R_{10}$$

How many


RAW  
Dep.?





# Detecting Data Dependencies

- Dependencies: Given two instructions,  $i$  and  $j$  ( $i$  occurs before  $j$ ).
- We say a dependence exists between  $i$  and  $j$  if  $j$  reads the result produced by  $i$ , and there is no instruction  $k$  which occurs between  $i$  and  $j$  and that produces the same result as  $i$ .





washington  
univ. slide


$$I_1: r \leftarrow r_1 + r_2$$


$$I_2: r_3 \leftarrow r + r$$

# RAW Dep?










$$I_1 : r_2 \leftarrow r_1 + r_3$$

$$I_2 : r_1 \leftarrow r_4 + r_5$$

WAR Dep.

Anti-Dep



Note:

Pipeline


default

Simple Issue



multiple-issue

what we study

1 inst



in our syllabus



Code:



↓ Depend  
only  
on  
code

RAW

WAR

WAW

NEVER

only they may (may not) create stalls.

OR  
Problem (stalls) in  
Simple Issue pipelines

In Single Issue pipeline  
any  
we have ~~NO~~  
Syllabus Pipeline  
WAW Hazards; WAR Hazards.

Code:

Data  
Dep.

↓ Depend  
only  
on  
code

RAW

WAR

WAW



Hazards

possible

These  
be 100%  
Algorithmically.

Hazards can  
Eliminated


multiple Issue  
Pipeline

RAW Dep ; True Dep

WAW, WAR Dep ; false Dep

name Dep.

# DATA DEPENDENCIES



HOW ABOUT RAR ?

```
ADD R1, R3, R4
ADD R2, R3, R7
```



# DATA DEPENDENCIES QUIZ

I1: MUL R1, R2, R3

I2: ADD R4, R4, R1

I3: MUL R1, R5, R6

I4: SUB R4, R4, R1

	RAW	WAR	WAW
I1 → I2	✓	/	/
I1 → I3	/		
I1 → I4			
I2 → I3			

# DATA DEPENDENCIES QUIZ SOLUTION

I1: MUL R1, R2, R3

I2: ADD R4, R4, R1

I3: MUL R1, R5, R6

I4: SUB R4, R4, R1

	RAW	WAR	WAW
I1 → I2	✓	/	/
I1 → I3	/	/	✓
I1 → I4	/	/	/
I2 → I3	/	✓	/

# Pipelining/Problem 01

Consider following assembly-language program:

```
1: MOV R3, R7  
  
2: LD R8, (R3)  
  
3: ADD R3, R3, 4  
  
4: LOAD R9, (R3)  
  
5: BNE R8, R9, L3
```

- a) This program includes WAW, RAW, and WAR dependencies. Show these.
- b) What is the difference between a dependency and hazard?
- c) What is the difference between a name dependency and a true dependency?
- e) Which of WAW, RAW, WAR are true dependencies and which are name dependencies?

# Pipelining/Problem 01

Consider following assembly-language program:

```

1: MOV R3, R7
2: LD R8, (R3)
3: ADD R3, R3, 4
4: LOAD R9, (R3)
5: BNE R8, R9, L3

```

RAW Dep

- 1-2 ✓
- 1-3 ✓
- 3-4 ✓
- 4-5 ✓
- 2-5 ✓

BNE R8, R9, L3  
 if R8 ≠ R9 then go to L3

- a) This program includes WAW, RAW, and WAR dependencies. Show these.
- b) What is the difference between a dependency and hazard?
- c) What is the difference between a name dependency and a true dependency?
- e) Which of WAW, RAW, WAR are true dependencies and which are name dependencies?

No writing any register

ready R8

# Pipelining/Problem 01

Consider following assembly-language program:

```
1: MOV R3, R7
2: LD R8, (R3)
3: ADD R3, R3, 4
4: LOAD R9, (R3)
5: BNE R8, R9, L3
```

WAW Dep

1-3 ✓

- a) This program includes WAW, RAW, and WAR dependencies. Show these.
- b) What is the difference between a dependency and hazard?
- c) What is the difference between a name dependency and a true dependency?
- e) Which of WAW, RAW, WAR are true dependencies and which are name dependencies?

# Pipelining/Problem 01

Consider following assembly-language program:

```
1: MOV R3, R7
2: LD R8, (R3)
3: ADD R3, R3, 4
4: LOAD R9, (R3)
5: BNE R8, R9, L3
```

WAR Dep  
2-3 ✓

No write

- a) This program includes WAW, RAW, and WAR dependencies. Show these.
- b) What is the difference between a dependency and hazard?
- c) What is the difference between a name dependency and a true dependency?
- e) Which of WAW, RAW, WAR are true dependencies and which are name dependencies?



## Solution

WAW: L1-L3;

RAW: L1-L2,L1-L3, L3-L4,L2-L5,L4-L5

WAR: L2-L3;

b) A hazard is created when there is a dependency between instructions and they are close enough that the overlap caused by pipelining (or reordering) would change the order of access to the dependent operand.

c) In a true dependency information is transmitted between instructions, while this is not the case for name dependencies.

d) Name dependencies: WAR, WAW

True dependencies: RAW



# Now we see: Data Hazards

Any condition that causes the pipeline to stall is called a hazard.

We have just seen an example of a data hazard. A data hazard is any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. As a result some operation has to be delayed, and the pipeline stalls.



## 8.2 DATA HAZARDS

A data hazard is a situation in which the pipeline is stalled because the data to be operated on are delayed for some reason, as illustrated in Figure 8.3. We will now examine the issue of availability of data in some detail.

## Data Hazards:

Depends on

Code + Pipeline

How to check if some Data Dep is Hazard in a pipeline?

Just do Normal PL ex<sup>n</sup> & check if any problem.

1:  $R_1 \leftarrow R_2 + R_3$   
2:  $R_4 \leftarrow R_5 + R_6$   
3:  $R_7 \leftarrow R_1 + R_8$


This RAW Dep is a RAW Hazard  
in MIPS pipeline.

1:  $R_1 \leftarrow R_2 + R_3$

2:  $R_4 \leftarrow R_5 + R_6$

3:  $R_7 \leftarrow R_9 + R_8$

4:  $R_{11} \leftarrow R_{12} + R_1$



Is this RAW Hazard on MIPS pipeline? No

I<sub>1</sub>

C1    C2    C3    C4    C5    C6 ✓    C7    C8    C9    C10    C11...

I<sub>1</sub>    If    ID    Ex    MA    WB

R<sub>1</sub> correct value

I<sub>2</sub>

I<sub>2</sub>    If    ID    Ex    MA    WB

I<sub>3</sub>

I<sub>3</sub>    If    ID    Ex    MA    WB

I<sub>4</sub>


I<sub>4</sub>    If    IP ✓    Ex    MA    WB


I<sub>4</sub> reads correct value


Same Question without split phase?



RAW HAZARD







In any pipeline ;

Some RAW Dep are Hazards ;

Some not ;



# DEPENDENCIES AND HAZARDS QUIZ

FETCH DECODE	<u>READ REG</u> ALU	MEM <u>WR REG</u>
-----------------	------------------------	----------------------

		DEPENDENCE ?	HAZARD ?
I, ADD	R1, R2, R3		
SUB	R5, R1, R4		
DIV	R6, R1, R7		
MVL	R7, R1, R8		



# DEPENDENCIES AND HAZARDS QUIZ




		RAW DEPENDENCE ?	HAZARD ?
I, <u>ADD</u>	<u>R1</u> , R2, R3		
<u>SUB</u>	R5, <u>R1</u> , R4	✓	✓
<u>DIV</u>	R6, R1, R7	✓	✗
MVL	R7, R1, R8	✓	✗



# DEPENDENCIES AND HAZARDS QUIZ

FETCH DECODE	<u>READ REG</u> ALU	MEM <u>WR REG</u>
	<u>SUB</u>	<u>ADD</u>



		RAW DEPENDENCE ?	HAZARD ?
I, <u>ADD</u>	<u>R1</u> , R2, R3		
<u>SUB</u>	R5, <u>R1</u> , R4	✓	✗
DIV	R6, R1, R7	✓	✗
MVL	R7, R1, R8	✓	✗

# DEPENDENCIES AND HAZARDS QUIZ

FETCH DECODE	<u>READ REG</u> ALU	MEM <u>WR REG</u>
	SUB	ADD

		RAW DEPENDENCE ?	HAZARD ?
I, <u>ADD</u>	<u>R1</u> , R2, R3		
<u>SUB</u>	R5, <u>R1</u> , R4	✓	
DIV	R6, R1, R7	✓	
MVL	R7, R1, R8	✓	

# DEPENDENCIES AND HAZARDS QUIZ

FETCH DECODE	READ REG ALU	MEM WR REG
-----------------	-----------------	---------------

		RAW DEPENDENCE ?	HAZARD ?
I, ADD	R1, R2, R3		
SUB	R5, R1, R4	✓	
DIV	R6, R1, R7	✓	
MVL	R7, R1, R8	✓	

# DEPENDENCIES AND HAZARDS QUIZ SOLUTION

FETCH DECODE	READ REG ALU	MEM WR REG
-----------------	-----------------	---------------

MVL

		DEPENDENCE ?	HAZARD ?
ADD	R1, R2, R3		
SUB	R5, R1, R4	✓	✓
DIV	R6, R1, R7	✓	/
MVL	R7, R1, R8	✓	/



# Data hazards

- These exist because of pipelining
- Why do they exist???
  - Pipelining changes when data operands are read, written
  - Order differs from order seen by sequentially executing instructions on un-pipelined machine

- Consider this example:

- ADD R1, R2, R3
- SUB R4, R1, R5
- AND R6, R1, R7
- OR R8, R1, R9
- XOR R10, R1, R11



All instructions after ADD use result of ADD

ADD writes the register in WB but SUB needs it in ID.

**This is a data hazard**

Note:

by default; Don't Assume

Split Phase.

- Consider this example:
  - ADD R1, R2, R3
  - SUB R4, R1, R5
  - AND R6, R1, R7
  - OR R8, R1, R9
  - XOR R10, R1, R11


How many  
RAW Hazards  
in MIPS  
pipeline?

- Consider this example:


- ADD R1, R2, R3
- SUB R4, R1, R5
- AND R6, R1, R7
- OR R8, R1, R9
- XOR R10, R1, R11

How many RAW hazards in MIPS pipeline?  
= 3

# RAW Dep?  
4



# Illustrating a data hazard



**ADD instruction causes a hazard in next 3 instructions b/c register not written until after those 3 read it.**

# Detecting Data Dependencies

- Dependencies: Given two instructions,  $i$  and  $j$  ( $i$  occurs before  $j$ ).
- We say a *dependence* exists between  $i$  and  $j$  if  $j$  reads the result produced by  $i$ , and there is no instruction  $k$  which occurs between  $i$  and  $j$  and that produces the same result as  $i$ .
- We call a data dependence a *hazard* when an instruction tries to read a register in stage 2 (ID) and this register will be written by a previous instruction that has not yet completed stage 5 (WB).
- This is sometimes called a read-after-write hazard.




# Next:

Not All Data  
Dependencies are Data  
Hazards

Q: Prove that WAR Dep are Never  
Hazard in MIPS Pipeline?

any single  
Issue  
Pipeline

$$I_1 : r_2 \leftarrow r + r_1$$

$$I_2 : r \leftarrow r_3 + r_4$$


WAR Dep



Is it Hazard?

$$I_1: r_2 \leftarrow r + r_1$$

$$I_2: r \leftarrow r_3 + r_4$$

WAR Dep


Is it Hazard?

	C1	C2	C3	C4	C5	C6
<u>I1:</u>	If	Id	Ex	MA	WB	
<u>I2:</u>		If	Id	Ex	MA	WB

No

Q: Prove that WAW Dep are Never  
Hazard in MIPS Pipeline?


any single  
Issue  
Pipeline



WAW DEP

Is it Hazard? → **No**

	C1	C2	C3	C4	C5	C6
<u>I<sub>1</sub></u>	If	ID	Ex	MA	WB	
<u>I<sub>2</sub></u>		If	ID	Ex	MA	WB



# Note:

1. Not All Data Dependencies are Data Hazards.
2. WAW, WAR Dependencies are NEVER a Hazard in any Single-Issue, In-Order Pipeline.

Every Instruction  
Going through all stages

