



Pipeline

Complete Revision

- Deepak Poonia

(IISc Bangalore; GATE AIR 53 & 67)

Content of this Lecture:

1. Pipeline Introduction
2. Data Dependency & Hazards

GATE 2024 Complete Course Link:

<https://www.goclasses.in/s/pages/gatecomplecourse>



Instructor:

Deepak Poonia

IISc Bangalore

GATE CSE AIR 53; AIR 67; AIR 206; AIR 256

Subscribe for ALL 15 Mock Tests By GateOverflow + GO Classes

← → ↻ gateoverflow.in/payu-subscribe



ENHANCED BY Google



Subscription Option

- GATE Overflow + GO Classes Test Series
- GATE Overflow + GO Classes Test Series
- GATE Overflow Test Series Only
- GO Classes Test Series Only
- GATE Overflow GO Classes Full length Mock GATE**

BUY

Link in the Description!!



GATE 2024

COMPLETE COURSE CS-IT

(1 YEAR)





GATE 2025

COMPLETE COURSE CS-IT

(2 YEARS)





Discrete Mathematics



2023 Discrete Mathematics

★ ★ ★ ★ ★ 5.0 (62 ratings)

Deepak Poonia (MTech IISc Bangal...

Free



C Programming



2023 C Programming

★ ★ ★ ★ ★ 5.0 (59 ratings)

Sachin Mittal (MTech IISc Bangalor...

Free



GO Classes

On
“GATE-
Overflow
”

Website

GO Test Series
is now

GATE Overflow + GO Classes
2-IN-1 TEST SERIES

Most Awaited
GO Test Series
is Here

REGISTER NOW

<http://tests.gatecse.in/>

100+ More than 100
Quality Tests.

15 Mock Tests.

FROM

14th April

+91 - 6302536274

+91 9499453136




GATE 2023

 Live +  Recorded Lectures


 Daily Home Work + Solution

 Watch Any Time + Any Number of Times

 Summary Lectures For Every Topic

 Practice Sets From Standard Resources

 **Enroll Now**

 **+91 - 6302536274**

www.goclasses.in



Download the GO Classes Android App:


<https://play.google.com/store/apps/details?id=com.goclasses.courses>

Search “GO Classes”
on Play Store.

Hassle-free learning

On the go!

Gain expert knowledge





Pipeline





Pipeline:

You **ALREADY** Know & Understand
Pipelining.





Scenario 1. Pipelining in Construction




ES

Non-PL
 Pipeline



Time:
 7×20 units
 = 140 units

Pipeline:







Scenario 2.

Oil Pipeline







4.5

An Overview of Pipelining

Never waste time.
American proverb

Pipelining is an implementation technique in which multiple instructions are overlapped in execution. Today, pipelining is nearly universal.

LAUNDRY PIPELINING QUIZ

WASHER




1 HOUR

DRYER



1 HOUR

FOLDER



1 HOUR


- 10 LOADS OF LAUNDRY

NO PIPELINING \Rightarrow _____ HOURS

WITH PIPELINING \Rightarrow _____ HOURS

Source: Georgia Tech Univ.

LAUNDRY PIPELINING QUIZ



• 10 LOADS OF LAUNDRY

NO PIPELINING \Rightarrow 10×3 ✓ HOURS

WITH PIPELINING \Rightarrow 3 + $4 \times (1)$ HOURS = 12 HOURS

for one load of laundry

1st load


Speedup of Pipeline over Non-PL:

$$\frac{N/PL}{PL}$$

$$\frac{30}{12}$$

for 10 loads
Laundry.

Non-pipeline Laundry m/c:




3 Hours
for one load

Pipelined Laundry m/c:

friends

Shop:





Pipeline:

Pipelining improves efficiency by executing multiple instructions simultaneously.



Pipeline:

Pipelining is an implementation technique in which multiple instructions are overlapped in execution.

Today, pipelining is nearly universal.


Main Course:

Pipelining

in a Processor

Instruction excⁿ:

$I_1: \text{cldd}$




IF I_1

ID & Read Register

Ex (ALU) $r_2 + r_3$


Access Data memory

Write Register r_1



Instruction Excn H/W:

add r_1, r_2, r_3
 LW $r_1, 2(r_2)$




Instruction Excn H/W:

No pipeline

```
add r1, r2, r3
LW r1, 2(r2)
```

20ns per instruction



Simple Cycle Execution

≡ Non-Pipeline Execⁿ

one cycle time:

20 ns

100 instructions

100×20
ns

= 2000 ns

Instruction Excn H/W:


```

add r1, r2, r3
LW r1, 2(r2)

```

HW1 (Stage 1) → 4ns

Pipeline



100 Inst;

Pipelined Processor;

20

+


99

(4 ns)


= 416 ns

1st inst

Pipeline:



PIPELINING IN A PROCESSOR



FETCH


READ/
DECODE

ALU

MEM

WRITE

PIPELINING IN A PROCESSOR



FETCH READ/
 DECODE ALU MEM WRITE




	F	O	A	M	W
C1	I1				
C2	I2	I1			
C3	I3	I2	I1		
C4	I4	I3	I2	I1	
	I5	I4	I3	I2	I1

\longleftrightarrow
 4ns

LATENCY : 20ns/INST

THROUGHPUT : $\frac{1 \text{ INST}}{4 \text{ ns}}$

PIPELINING IN A PROCESSOR



FETCH READ/
 DECODE ALU MEM WRITE



	F	O	A	M	W
C1	I1				
C2	I2	I1			
C3	I3	I2	I1		
C4	I4	I3	I2	I1	
	I5	I4	I3	I2	I1

\longleftrightarrow
 4ns

LATENCY : 20ns/INST

THROUGHPUT : $\frac{1 \text{ INST}}{4 \text{ ns}}$

INSTRUCTION PIPELINING QUIZ

- 5-STAGE PIPELINE (1 CLOCK CYCLE / STAGE)
- 10 INSTRUCTIONS IN OUR PROGRAM

NO PIPELINING: _____ CYCLES

WITH PIPELINING: _____ CYCLES

INSTRUCTION PIPELINING QUIZ

• 5-STAGE PIPELINE (1 CLOCK CYCLE / STAGE)

• 10 INSTRUCTIONS IN OUR PROGRAM

NO PIPELINING: 10×5 CYCLES

WITH PIPELINING: $5 + 9(1)$ CYCLES = 14 clock cycles

1st inst


No Concept of Stages

Savings for 10 Inst Exec:

50 - 14 Clock cycles

InterStage buffer:

Used to store info used by later stages




InterStage buffer:

Pipeline:

buffer / registers

Clock





Next Example:






Consider how the idea of pipelining can be used in a computer. The processor executes a program by fetching and executing instructions, one after the other. Let F_i and E_i refer to the fetch and execute steps for instruction I_i . Execution of a program consists of a sequence of fetch and execute steps, as shown in Figure 8.1a.

Now consider a computer that has two separate hardware units, one for fetching instructions and another for executing them, as shown in Figure 8.1b. The instruction fetched by the fetch unit is deposited in an intermediate storage buffer, B1. This buffer is needed to enable the execution unit to execute the instruction while the fetch unit is fetching the next instruction. The results of execution are deposited in the destination







(a) Sequential execution



2 Stage Pipelining



(b) Hardware organization




(c) Pipelined execution

Figure 8.1 Basic idea of instruction pipelining.




Example:

4 Stage Pipelining



(b) Hardware organization

Figure 8.2 A 4-stage pipeline.



(a) Instruction execution divided into four steps



Performance Analysis

of Pipeline:

~ 50% GATE PYQ



i. Performance:

In an IDEAL World



Laundry

single HW



PL

Ideal



0 Delay

No Delay

House m/c

Non-PL

Non-PL CPU

|||

Simple Cycle
execution of
Instruction

IDEAL WORLD:

Non-PL CPU:

t_n

non-PL
per instruction

→ cycle time of Non-PL CPU

PL CPU

k stages;

$\frac{t_n}{k}$

time per stage

cycle time

of PL CPU

Inst Excⁿ time :

Non-PL : t_n

PL : $\left(\frac{t_n}{k}\right) k = t_n$

Same

(Ideal world)

y Inst Excⁿ time :

Per instruction

Non-PL : $y * t_n$

PL :

$$\left(\underset{\substack{\downarrow \\ \text{cycles} \\ \text{for } 1^{st} \text{ inst}}}{K} + \underset{\substack{\downarrow \\ \text{Remaining inst.}}}{y-1} \right) * \frac{t_n}{K}$$

cycle time

for cycles for 1st inst

Remaining inst.

A lot of instructions:

Speedup :

$$\frac{N \cdot PL}{PL} = \frac{\cancel{y} t_n}{\cancel{(k+y-1)} \frac{t_n}{k}}$$

$= k$ ✓

Stages

Hope

Note: Maximum Speedup we

Can achieve with Pipeline over

Non-PL

=

#stages in pipeline

IDEAL

Note:

Speedup, by default, find

for a large no. of
instructions.

Laundry

single HW




Real Analysis

Pipeline

Clock

House m/c



Laundry

single HW



House m/c


Cycle time:

Real Analysis:

2 Hr + 15 min

Pipeline

Clock



15 min


13 min



2. Performance:

In Slightly Real World

Pipeline: one cycle



Cycle time: $4\text{ ns} + 1\text{ ns} = 5\text{ ns}$

1.18.7 Pipelining: GATE CSE 2004 | Question: 69 top<https://gateoverflow.in/1063>

A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 *nanoseconds*, respectively. Registers that are used between the stages have a delay of 5 *nanoseconds* each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be:

- A. 120.4 microseconds
- B. 160.5 microseconds
- C. 165.5 microseconds
- D. 590.0 microseconds



1.18.7 Pipelining: GATE CSE 2004 | Question: 69

<https://gateoverflow.in/103>



A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanoseconds, respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, the total time taken to process 1000 data items on this pipeline will be:

- A. 120.4 microseconds
- B. 160.5 microseconds
- C. 165.5 microseconds
- D. 590.0 microseconds

Per stage time

cycle time: $160 + 5 = 165 \text{ ns}$

1000 inst: $4 \text{ cycles} + 999 (1 \text{ cycle})$

1st Inst

Remaining

$4 + 999$

cycles needed for

1000 inst.

time:

$$1003 \times 165 \text{ ns}$$

$$= \frac{10003 \times \underline{165} \times \underline{\mu\text{s}}}{1000}$$

Problem 1 [5 points]

Consider two different machines. The first has a single cycle datapath (i.e., a single stage, non-pipelined machine) with a cycle time of 15 ns. The second is a pipelined machine with 5 pipeline stages and a cycle time of 3ns.

Part (A) [1 point]

What is the speedup of the pipelined machine versus the single cycle machine assuming there are no stalls?

Problem 1 [5 points]

Consider two different machines. The first has a single cycle datapath (i.e., a single stage, non-pipelined machine) with a cycle time of 15 ns. The second is a pipelined machine with 5 pipeline stages and a cycle time of 3ns.

→ 1 instruction

Part (A) [1 point]

What is the speedup of the pipelined machine versus the single cycle machine assuming there are no stalls?

IDEAL

n instructions:

Non PL: $n \times 15 \text{ ns}$

PL: $5 \text{ cycles} + \frac{(n-1)}{3} \text{ cycle}$ $\times 3 \text{ ns}$

\swarrow 1^{st} inst $\quad \searrow$ Remaining

Speedup

NPL exⁿ time

PL exⁿ time

$n \times 15 \text{ ns}$

~~$(5 + n - 1) 3 \text{ ns}$~~

Huge

Speedup

= 5

large
no. of
inst

Problem 1 [5 points]

Consider two different machines. The first has a single cycle datapath (i.e., a single stage, non-pipelined machine) with a cycle time of 15 ns. The second is a pipelined machine with 5 pipeline stages and a cycle time of 3ns.

Part (A) [1 point]

What is the speedup of the pipelined machine versus the single cycle machine assuming there are no stalls?

Solution: The speedup is $15 \text{ ns} / 3 \text{ ns} = 5$.

ideal

Part (C) [2 points]

Now consider a 4 stage pipeline machine with a cycle time of 3.1 ns. Again, assuming no stalls, is this implementation faster or slower than the original 5 stage pipeline? Explain your answer.

PL 1

5 stages

3 ns cycle time

PL 2

4 stages

3.1 cycle time

better

for one instruction:

PL 1: 15 ns

PL 2: 12.4 ns

PL1

5 stages

3 ns cycle time

← better

PL2

4 stages

3.1 cycle time

A lot of instructions:PL1: 3 ns per instPL2: 3.1 ns per inst

Problem 1 [5 points]

Consider two different machines. The first has a single cycle datapath (i.e., a single stage, non-pipelined machine) with a cycle time of 15 ns. The second is a pipelined machine with 5 pipeline stages and a cycle time of 3ns.

Part (A) [1 point]

What is the speedup of the pipelined machine versus the single cycle machine assuming there are no stalls?

Part (C) [2 points]

Now consider a 4 stage pipeline machine with a cycle time of 3.1 ns. Again, assuming no stalls, is this implementation faster or slower than the original 5 stage pipeline? Explain your answer.

Solution: The 5 stage machine is faster. This is because it has a smaller cycle time, which results in a faster overall execution time (since there are no stalls, they both have the same CPI).



33. Two processors, M-5 and M-7, implement the same instruction set. Processor M-5 uses a 5-stage pipeline and a clock cycle of 10 nanoseconds. Processor M-7 uses a 7-stage pipeline and a clock cycle of 7.5 nanoseconds. Which of the following is (are) true?

I. M-7's pipeline has better maximum throughput than M-5's pipeline.

II. The latency of a single instruction is shorter on M-7's pipeline than on M-5's pipeline.

III. Programs executing on M-7 will always run faster than programs executing on M-5.

(A) I only

(B) II only

(C) I and III only

(D) II and III only

(E) I, II, and III



QRE CS

For large no. of inst.

33. Two processors, M-5 and M-7, implement the same instruction set. Processor M-5 uses a 5-stage pipeline and a clock cycle of 10 nanoseconds. Processor M-7 uses a 7-stage pipeline and a clock cycle of 7.5 nanoseconds. Which of the following is (are) true?

I. M-7's pipeline has better maximum throughput than M-5's pipeline.

II. The latency of a single instruction is shorter on M-7's pipeline than on M-5's pipeline.

III. Programs executing on M-7 will always run faster than programs executing on M-5.

(A) I only

(B) II only

(C) I and III only

(D) II and III only

(E) I, II, and III

$m-5$
5 stages
 10 ns cycle time

← better

$m-7$
7 stages
7.5 ns cycle time

one inst Latency

$m-5$: $5 \times 10 \text{ ns} = \underline{50 \text{ ns}}$

$m-7$: $7 \times 7.5 \text{ ns}$

$> 50 \text{ ns}$

Throughput: no. of work done
per unit of time.

Insts executed per unit
of time.

$$\underline{m-5}$$

5 stages

10 ns cycle time

$$\underline{m-7}$$

7 stages

7.5 ns cycle time

n inst :

$$(5+n-1) 10 \text{ ns}$$

$$(7+n-1) 7.5 \text{ ns}$$

Throughput :

$$\frac{n}{(5+n-1) 10}$$

Throughput :

$$\frac{n}{(7+n-1) 7.5}$$

$m-5$
Throughput

$$\frac{n}{(5+n-1)10}$$

$$\frac{1}{10}$$

$m-7$
Throughput ✓

$$\frac{n}{(7+n-1)7.5}$$

$$\frac{1}{7.5}$$

Large no. of inst